# PARALLEL CONNECTED DC-DC BUCK CONVERTER FOR HIGH POWER TRANSFER USING SOFT-SWITCHING 

SHARAD GUPTA ${ }^{1}$, Ms. VISHU GUPTA ${ }^{2}$, Mr. SHAHBAZ ALAM ${ }^{3}$<br>${ }^{1}$ M. Tech Student, Department of Electrical Engineering, Suresh Gyan Vihar University Jaipur, (Rajasthan, (India))<br>${ }^{2}$ Assistant Professor, Department of Electrical Engineering, Suresh Gyan Vihar University Jaipur, (Rajasthan, (India))<br>${ }^{3}$ Assistant Professor, Department of Electrical Engineering, Global Institute of Technology Jaipur, (Rajasthan, (India))


#### Abstract

In this proposed work buck converter is provided with a high power which is transmitted to the load through a soft-switching topology. The transfer of this high power to the load is possible since the switches are connected in parallel and this prevents the switches from being damaged because of the high current. Without the use of auxiliary switches zero voltage switching and zero current switching is obtained which makes the proposed circuit more simple. All the switches in operation at a time transmit equal power to the load which increases the reliability and efficiency of the switches. There is not only the reduction in input current and output voltage ripple but also results in small size and less cost of the converter circuit due to the use of common soft-switching method. In spite of using four operating switches the control of the converter is simple. Different modes of operation of converter are shown with dc analysis. ZVS and ZCS can be obtained by single switch which reduces switching losses and efficiency is increased.

Comparison of the charging of a battery with ideal source is carried out with the battery connected to the proposed topology and the results obtained in both the cases are similar to each other which are represented by the graphs obtained through the simulation performed in the SIMULINK model of MATLAB. With the proposed converter circuit efficiency of $97 \%$ is achieved.


Keywords:- Buck Converter, Interleaved, ZVT-ZCT Technique, Resonant Converter, Soft-Switching.

## 1 INTRODUCTION

In the last few decades, with the continuous improvement in power electronics, results not only in the advanced power devices but also gives new convertor control and topologies. With the increase in the rate of the electrical power consumption during these days causes the rise in the usage of the power electronic devices so that the quality of the electrical power is improved and has better control. With the ability to withstand across high switching frequency and in addition with smaller in size and light in weight Switch Mode Power Supply (SMPS) has been taken into account.
In this thesis the work carried out represents the interleaved Buck convertor. The circuit with the topology proposed consists of the two parallel buck convertor with operating time $180^{\circ}$ apart to one another. With the characteristics of Zero Voltage Switching (ZVS) and Zero Current Switching (ZCS) at the time of turn ON and turn OFF soft switching is used for the main and auxiliary switches in the convertor circuit which is being proposed.

### 1.1 Introduction to Switching

Further switching can be classified into two types based on various parameters such as switching losses, stress among
the switches and the electromagnetic interference;

- Hard Switching
- Soft Switching

At present soft switching has replaced hard switching because of some of its drawbacks. Soft switching can be defined as the switching process in which the device voltage or current is zero when the transition occurs. With the use of soft switching the efficiency of the circuit is increased with the reduction in switching losses which is associated with hard switching used in conventional convertors.
Soft switching is being implemented in this dissertation based on the above possible solution and the work presented in this module makes use of both ZVS and ZCS to achieve soft switching.

### 1.2 Soft-switched converters

Soft switched convertors can be defined as the convertors which have the advantages of both PWM convertors and resonant convertors. When compared to the resonant convertors resonance is fully utilized in controlled ways in soft switching convertors. In soft switched convertors, just before and during turn ON and turn OFF processes resonance is allowed to occur due to which convertors

## ISSN 2229-5518

behave as conventional PWM convertors so that condition of ZVS and ZCS can be achieved. With the use of soft switched convertors there is the reduction in the switching losses and stress among the switches and also electromagnetic interference is suppressed by the use of these convertors.

## 2 PRINCIPLE OF OPERATION

Under this section, classification of the different modes of operation of the proposed circuit topology is carried out. The focus is to design the converter without galvanic separation and with the use of auxiliary switches.


Fig 2.1:- The proposed circuit for the interleaved buck converter.
As shown above the suggested circuit is basically the combination of two buck converters which are connected in parallel to each other also balanced work of operation is achieved because of the interleaved topology. Soft switching used in the above circuit provides the reliable output with increased efficiency since the load is provided with equal amount of power by the switches due to which they are equally stressed. The switches are splited in phase by $180^{\circ}$ with 0.5 of maximum duty cycle of each switch.
$M_{a}$ and $M_{b}$ are provided with one signal and $M_{c}$ and $M_{d}$ is provided with other signal. The major inductor $L_{o}$ is equipped with a series connected small commutating inductors $\mathrm{L}_{\mathrm{k} 1}$ and $\mathrm{L}_{\mathrm{k} 2}$ resulting in lesser stress on the switches. Parasitic inductance is neglected and the MOSFET switches voltage stress is balanced with the input voltage ( $\mathrm{V}_{\text {in }}$ ).

This topology is most suitable for high power range because of more number of operational switches also multiplication of the switches is unavoidable due to increase in power transfer as the converters are connected in parallel. With the parallel connection of switches, softswitching is also implemented and for operations involving high power this converter is best suited [1].

### 2.1 Different Modes of Operation

There are total 10 modes of operation of this topology according to the switching timing. But since the interleaved converter is being proposed hence only 5 modes are discussed and other 5 modes are exactly similar to the discussed modes. Modes included in this section are from MODE 1 to MODE 5.

MODE 1:- Conduction of $M_{a}$ and $M_{b},\left[t_{i}-t_{1}\right.$ ]; The circuit represented in figure 1 is the proposed circuit for operation. The load is provided with the transferred energy from the supply because the circuit during this interval behaves as ordinary hard-switching buck converter. The inductor current simply rises to the value of $\mathrm{I}_{\mathrm{LM}}$ till the time interval $t_{1}$. Charging of the commutating capacitor $C_{2}$ up to the input voltage $V_{i n}$ takes place. Turn-off of $M_{a}$ and $M_{b}$ takes place with zero voltage switching at $t=t_{1}$.


Fig 2:- Circuit for the operating mode 1.
$t_{01}$ is the time interval of this mode which can be written as;

$$
\mathrm{t}_{\mathrm{o} 1}=\mathrm{T}\left(\mathrm{D}_{\mathrm{o}}-0.5\right)
$$

MODE 2:- Turn Off interval, [ $\mathbf{t}_{1}-\mathbf{t}_{\mathbf{2}}$ ]; Under this mode opening condition of the switches $\mathrm{M}_{\mathrm{a}}$ and $\mathrm{M}_{\mathrm{b}}$ takes place at the same time. In this mode mainly the diodes $D_{a}$ and $D_{b}$ are in operation. Since switches are not conducting, the inductor current $\mathrm{i}_{\text {Lo }}$ starts flowing through diodes $\mathrm{D}_{12}, \mathrm{D}_{11}$ and the capacitor $C_{1}$. In this mode soft-switching is achieved by ZV turning off the switches. No conduction of the main diode D takes place and the voltage value of $\mathrm{C}_{\mathrm{k} 1}$ reaches to input voltage $V_{\text {in }}$ from zero value as the reverse voltage across $D_{o}$ falls from value of $V_{i n}$ to zero.


Fig 3:- Circuit for operating mode 2.

The increase in voltage of $\mathrm{C}_{\mathrm{k} 1}$ is from $\mathrm{V}_{\mathrm{in}}$ to $\Delta \mathrm{V}$.

Where,

$$
\Delta \mathrm{V}=\mathrm{I}_{\mathrm{M}} \sqrt{\frac{L_{1} e m}{C_{K}}}
$$

During this interval, voltage on the switches $M_{a}, M_{b}$ and the capacitor $\mathrm{C}_{\mathrm{k} 1}$ is similar and the maximum stress of voltage on the MOSFET's is given by $\mathrm{V}_{\text {in }}+\Delta \mathrm{V}$ which is not shown. The assumption made for the waveforms is $\mathrm{L}_{1 \mathrm{ek}}=$ 0 .

MODE 3:- Conduction of $D_{0}$, $\left[t_{2}-t_{3}\right.$; In this mode freewheeling condition arises. Since no switching pulse is provided to switches due to this all the switches are in off state. The load is supplied with the power by the main diode $D_{o}$ as the free-wheeling interval of the diode $D_{o}$ results in its conduction.


Fig 4:- Circuit for the operating mode 3.
Operation of the proposed circuit during this interval is represented by the figure shown above. With the turning off of the switches free-wheeling of the main diode $D_{o}$ takes place. The effect of the parasitic inductance $\mathrm{L}_{1} \mathrm{ek}$ is neglected in this time interval.

MODE 4:- Turn On interval, $\left[\mathbf{t}_{3}-\mathbf{t}_{\mathbf{4}}\right.$ ]; In this interval switching pulse is provided to the switches $M_{c}$ and $M_{d}$ for their turn on. $\mathrm{D}_{2}$ attains the value of reverse voltage which is equal to the twice of input voltage $2 \mathrm{~V}_{\text {in }}$ and this shows the maximum voltage stress that can be achieved by the main diodes. In this interval, turn on of the switches is achieved using zero current (ZC).


Fig 5:- Circuit for the operating mode 4.
The above figure represents the simplified circuit of mode 4 operation in order to make the calculation for the switch current.

Solution for switch current $i_{M C}=i_{M D}=i_{S 2}$ gives;

$$
\begin{gathered}
\mathrm{I}_{\mathrm{S} 2}(\mathrm{t})=2 \mathrm{~V}_{\text {in }} \sqrt{\frac{\mathrm{C}_{\mathrm{k}}}{\mathrm{~L}_{\mathrm{m}}}} \sin \frac{\mathrm{t}-\mathrm{t}_{3}}{\sqrt{\mathrm{~L}_{\mathrm{m}} \mathrm{C}_{\mathrm{k}}}} \\
\quad\left(\frac{\mathrm{di}_{\mathrm{s} 2}}{\mathrm{dt}}\right) \mathrm{t}=\mathrm{t}_{3}=\frac{2 \mathrm{~V}_{\mathrm{in}}}{\mathrm{~L}_{\mathrm{k}}}
\end{gathered}
$$

Discharging of the input current stored in the capacitor $C_{2}$ takes place at the same instant. The expression for the diode current can be derived as follows;

$$
I_{D 1}=I_{m}-2 V_{i n} \sqrt{\frac{C_{k}}{L_{m}}} \sin \frac{t-t_{3}}{\sqrt{L_{m} C_{k}}}
$$

The condition coming out of equation (5) is given by;

$$
\mathrm{I}_{\mathrm{m}}<2 \mathrm{~V}_{\mathrm{in}} \sqrt{\frac{\mathrm{C}_{\mathrm{k}}}{\mathrm{~L}_{\mathrm{m}}}}
$$

Capacitor $C_{2}$ is not completely discharged if the above shown condition is satisfied and the oscillatory input current results in turning off of the diode. Thus for this reason condition (6) when not satisfied is no longer taken into account.

MODE 5:- full discharge of $\mathrm{C}_{1}$, $\left[\mathrm{t}_{4}-\mathrm{t}_{5}\right.$ ]; In this mode of operation, discharging of the capacitor $C_{2}$ continues with the approximate value of constant current given by the main inductance $L_{o}$.


Fig 6:- Circuit for the operating mode 5.
In this interval turning on of the diodes $D_{c}$ and $D_{d}$ takes place with the complete discharging of the capacitor $C_{2}$ resulting in the conduction of other interval with the switches $\mathrm{M}_{\mathrm{c}}$ and $\mathrm{M}_{\mathrm{d}}$.

## 3 SIMULATION AND RESULTS

This section comprises of the simulation of the topology which is being proposed for the circuit in addition with its various output waveforms. The simulation of the circuit is performed in SIMULINK which is the section of MATLABTM software.

### 3.1 Proposed Simulated Circuit Configuration

The figure shown below represents the simulation circuit of the proposed topology.


Fig 7:- Simulated circuit of the proposed interleaved buck converter.

While simulating the proposed circuit we assume that all the switches we are taking are ideal in nature. The switches and the line connecting across the switches are loss free. While selecting the inductor we assume that it does not have any resistance in it.

### 3.2 Gate Pulse to the MOSFETs



Fig 8:- Gate pulse provided to the switches $\mathrm{M}_{\mathrm{a}}, \mathrm{M}_{\mathrm{b}}$, $\mathrm{M}_{\mathrm{c}}$ and $\mathrm{M}_{\mathrm{d}}$ of the converter.

### 3.3 Load Voltage and Current

Graphs of load voltage and current are obtained as shown below when the dc source of 150 volts is applied at the input of the converter.

### 3.3.1 Load Voltage

The input of converter is fed with 150 V dc supply. The load taken at the output of the convertor circuit is of RL type. The voltage obtained at the load end is 91 V and this satisfies the ratio of duty cycle of the proposed topology for the convertor.


Fig 9:- Load or output voltage.

As the output obtained does not contain any ripple, this shows the effectiveness of proposed topology. Below eq. gives the duty cycle of the convertor;

$$
\begin{gathered}
D=\frac{V_{0}}{V_{\text {in }}} \\
D=\frac{91}{150}=0.61=61 \%>50 \%
\end{gathered}
$$

### 3.3.2 Load Current



Fig 10:- Load current.
The figure shown above gives the current flowing through the load whose approximate value is 0.95 A when the dc voltage fed to input of the convertor is 150 V . Also the ripple free output which we obtained from the above shown figure represents the effectiveness of the circuit used in this topology.

### 3.4 Switch $M_{a}$ switching characteristics

The input of the switch $\mathrm{M}_{\mathrm{a}}$ is provided with a pulse generator which is operating at a switching frequency of 100 kHz and the voltage fed to the input of circuit through a dc source is 150 V .


Fig 11:- Switching characteristics of main switch $\mathbf{M}_{\mathbf{a}}$. In the above graph switching of the switch $\mathrm{M}_{\mathrm{a}}$ takes place through Zero Voltage Switching (ZVS) and Zero Current Switching (ZCS). ZVS is achieved during turn-on and ZCS is achieved during turn-off.

When the value of voltage is brought to zero or is minimum across the switch ZVS is achieved and at that instant current flow is maximum. And ZCS condition is achieved with zero current and maximum voltage across the switch and thus with switching-off of the switch characteristics are achieved.

### 3.5 Auxiliary Switch $M_{b}$ switching characteristics

Switch $\mathrm{M}_{\mathrm{b}}$ is directly fed from the 150 V dc supply. The input of the switch $\mathrm{M}_{\mathrm{b}}$ is provided with a pulse generator with its switching frequency and the voltage fed to the input of circuit through a dc source is 150 V .


Fig 12:- Switching characteristics of auxiliary switch Mb.

The above figure shows ZVS and ZCS achieved for the switch Mb at the time of turn-on and turn-off.

The stress on this switch is high and the properties of this switch are different from that of the man switch $\mathrm{M}_{\mathrm{a}}$. ZVS condition is obtained when the voltage across the switch is brought to zero or is minimum with maximum current across it. ZCS condition is obtained with zero current and maximum voltage across the switch and thus with switching-off of the switch characteristics are achieved.

### 3.6 Switch $M_{c}$ switching characteristics

The input of the switch $M_{c}$ is provided with a pulse generator which is operating at a switching frequency of 100 kHz and the voltage fed to the input of circuit through a dc source is 150 V .


Fig 13:- Switching characteristics of main switch $M_{c}$.
In the above graph switching of the switch $M_{c}$ takes place through Zero Voltage Switching (ZVS) and Zero Current Switching (ZCS). ZVS is achieved during turn-on and ZCS is achieved during turn-off.

When the value of voltage is brought to zero or is minimum across the switch ZVS is achieved and at that instant current flow is maximum. And ZCS condition is achieved with zero current and maximum voltage across the switch and thus with switching-off of the switch characteristics are achieved.

### 3.7 Output Capacitor ( $\mathrm{C}_{\mathrm{o}}$ ) Characteristics

For the proposed topology the connection of the output capacitor is made across the convertor circuit. This capacitor is in parallel with the load and can also be used as the filter capacitor for reducing the harmonics in the output.


Fig 14:- Output capacitor voltage.

## ISSN 2229-5518

As the output capacitor is connected in parallel with the load due to this reason it has same voltage as that of the load. This capacitor has the capacitance value of and voltage value of Also the output voltage waveform obtained from this capacitor is similar to that of load.

## 4 Duty Cycle for different Input voltage

Constant duty cycle is obtained when different input voltages are applied at the input of the converter which is shown below;

Table 1:- Table for the output voltage for different input voltages with constant duty cycle.

| S. No. | INPUT <br> VOLTAGE ( $\mathbf{v}_{\mathbf{i}}$ ) <br> (in Volts) | OUTPUT <br> VOLTAGE (v $\mathbf{v}_{\mathbf{o}}$ ) <br> (in Volts) | DUTY CYCLE <br> (d) <br> $\mathbf{d = \frac { \mathbf { v } _ { \mathbf { o } } } { \mathbf { v } _ { \mathbf { i } } }}$ |
| :---: | :---: | :---: | :---: |
| 1. | 120 | 74 | 0.61 |
| 2. | 130 | 80 | 0.61 |
| 3. | 140 | 86 | 0.61 |
| 4. | 150 | 91 | 0.61 |
| 5. | 160 | 98 | 0.61 |
| 6. | 170 | 105 | 0.61 |
| 7. | 180 | 110 | 0.61 |

The duty cycle with these variations in voltage has been calculated and the results we achieve are constant in nature. Thus, this shows the effectiveness of the proposed circuit topology.

## 5 Operation of converter for different duty cycle

Operation of converter for different duty cycles is also carried out and following results are obtained;

Table 3:- Performance of converter for different duty cycles.

| S. <br> No. | Input <br> Voltage (vi) | Output <br> Voltage (vo) <br> $(\mathbf{d}=\mathbf{0 . 6 1 )}$ | Output <br> Voltage (vod <br> $(\mathbf{d}=\mathbf{0 . 7 1 )}$ | Output <br> Voltage <br> $\left(\mathbf{v}_{\mathbf{o}}\right)$ <br> $(\mathbf{d}=\mathbf{0 . 8 2 )}$ |
| :--- | :---: | :---: | :---: | :---: |
| 1. | 120 | 74 | 85 | 98 |
| 2. | 140 | 86 | 100 | 115 |
| 3. | 160 | 98 | 114 | 130 |
| 4. | 180 | 110 | 129 | 148 |

It is clear that the converter is performing the buck operation for different input voltages. This shows the effectiveness of the proposed circuit with different duty cycle which are greater than 0.5 .

## CONCLUSION

As the proposed circuit is a interleaved buck converter and is stepping down the voltage keeping that the output power in expected range shows the effectiveness of the circuit. The switches of the circuit achieve the soft switching
which gives result in low switching loss. As the switching loss decreases the overall losses of the converter declines and hence the power at the output terminal can be received properly.

The converter topology is best suited for the application of battery charging as the voltage and current are obtained in permissible limit. . The requirement of converters in railways for charging battery can be fulfilled by the use of this converter. The simulation result with its graph shows accuracy as it is simulated in most accurate software called MATLAB.

## REFERENCES

[1] N. C obanov, Z. Jakopovic', V. Sunde "High Power Soft-switching IGBT DC-DC Converter", Publisher Automatica Online ISSN 1848-3380, Print ISSN 00051144 ATKAFF 54(2), 178-187(2013).
[2] S. Urgun, "Zero Voltage Transition-Zero Current Transition pulse width modulation DC-DC buck converter with Zero- Voltage switching-Zero-Current switching auxiliary circuit", Published in IET Power Electronics, Revised on 11th November 2011.
[3] E. T. Calkin, B. H. Hamilton, F. C. LaPorta, "Switching regulator with network to reduce turn-on power losses in the switching transistor", U.S. patent 3745 444, July 1973.
[4] E. Buchanan, E.J. Miller, "Resonant Switching Power Conversion Technique", PESC ‘75 Conf. rec., Culver City USA, pp. 188- 193, June 1975.
[5] R. L. Steigerwald, "High-Frequency Resonant Transistor DC-DC Converters", IEEE Transactions on Industrial Electronics, vol. IE-31, no. 2, pp. 181-191, May 1984.
[6] Tseng, C., Chen, C., "Novel ZVT-PWM converters with active snubbers", IEEE Trans. Power Electron., 1998, 13, (5), pp. 861- 869.
[7] K. Heumann, C. Keller, R. Sommer, "Behavior of IGBT modules in zero-voltage-switch applications", PESC '92 Conf. rec., vol. 1, Toledo, Spain, pp. 19-25, 1992.
[8] Smith, K.M. Jr., Smedley, K.M., "Properties and synthesis of passive lossless soft-switching PWM converters", IEEE Trans. Power Electron., 1999, 14, (5), pp. 890-899.
[9] Divakar, B.P., Ioinovici, A., "Zero-voltage-transition converter with low conduction losses operating at constant switching frequency". 27thAnnual IEEE Power Electronics Specialists Conf., Baveno, Italy, June 1996, pp. 1885-1890.
[10] K. Wang, F. C. Lee, G. Hua, D. Borojevic, "A comparative study of switching losses of IGBTs under
hard-switching, zero- voltage-switching and zero-current-switching", PESC '94 Conf. rec., vol. 2, Taipei, Taiwan, pp. 1196-1204, June 1994.
[11] Bodur, H., Bakan, A.F., "An improved ZCT-PWM DCDC converter for high-power and frequency applications", IEEE Trans. Ind. Electron., 2004, 51, (1), pp. 89-95.
[13] W. A. Tabisz, F. C. Lee, "Zero-voltage-switching multi-resonant technique - a novel approach to improve performance of high- frequency quasi-resonant converters", PESC '88 Conf. rec., vol. 1, Kyoto, Japan, pp. 917, 1988.
[14] Hengchun, M., Lee, F.C., Xunwei, Z., Boroyevich, D., "Improved zero current transition converters for high power applications", IEEE Trans. Ind. Appl., 1997, 33, (5), pp. 1220-1232.
[15] T. W. Ching, K. U. Chan, "Review of soft-switching techniques for high-frequency switched-mode power converters", VPPC '08. IEEE Conf. rec., Macau, China, pp. 1-6, Sept. 2008.
[16] C. Iannello, S. Luo, I. Batarseh, "Full bridge ZCS PWM converter for high-voltage high-power applications", IEEE

Transactions on Aerospace and Electronic Systems, vol. 38, no. 2, pp. 515-526, April 2002.

